

**BEST AVAILABLE COPY**

Serial No. 10/065,843  
Docket No. BUR920010074US1  
BUR.099

2

**AMENDMENTS TO THE CLAIMS:**

1-8. (Canceled)

9. (Previously Presented) A method of fabricating a multilayer semiconductor device, comprising:

forming an metal-insulator-metal (MIM) capacitor including a first metal plate, a dielectric layer formed on the first metal plate, and a second metal plate formed on the dielectric layer;

patterning the second metal plate;

depositing a nitride etch stop layer above the MIM capacitor;

forming an interlayer dielectric on the nitride etch stop layer;

forming a first via and a second via through at least the interlayer dielectric by an anisotropic etch process to contact the nitride etch stop layer above the patterned second metal plate and above the first metal plate, respectively; and

removing portions of the nitride etch stop layer, where the first via and the second via contact the nitride etch stop layer.

10. (Previously Presented) The method of claim 9, wherein patterning the second metal plate comprises patterning by an anisotropic etch process.

11. (Previously Presented) The method of claim 9, wherein removing portions of the nitride etch stop layer comprises removing the portions by a selective via etch chemistry that includes any of the group of argon, nitrogen, C<sub>4</sub>F<sub>8</sub> and argon or oxygen, and carbon monoxide.

12. (Previously Presented) The method of claim 9, wherein the depositing of the nitride etch stop layer is directly upon the MIM capacitor.

Serial No. 10/065,843  
Docket No. BUR920010074US1  
BUR.099

3

13. (Previously Presented) The method of claim 9, further comprising patterning at least one of the first metal plate and the dielectric layer by an anisotropic etch process.

14. (Previously Presented) The method of claim 13, further comprising patterning a wiring level in electrical contact with at least one of the first metal plate and the second metal plate by an anisotropic etch process.

15. (Previously Presented) The method of claim 9, further comprising forming a second interlayer dielectric between the second metal plate and the nitride etch stop layer.

16-20. (Canceled)

21. (Previously Presented) The method of claim 9, wherein the depositing includes depositing the nitride etch stop layer on at least the first metal plate and the patterned second metal plate.

22. (Previously Presented) The method of claim 9, wherein removing portions of the nitride etch stop layer comprises removing the portions by a wet etch chemistry.

23. (Previously Presented) A method of fabricating a multilayer semiconductor device including a metal-insulator-metal capacitor (MIM), comprising:

forming a first via and a second via through at least an interlayer dielectric by an anisotropic etch process to contact a nitride etch stop layer above a patterned second metal plate and above the first metal plate of the MIM capacitor, respectively; and

removing portions of the nitride etch stop layer, where the first via and the second via contact the nitride etch stop layer.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER: \_\_\_\_\_**

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**